

**ACTIVE MATRIX LIQUID CRYSTAL DISPLAY****BACKGROUND OF THE INVENTION**

5

Field of the Invention

This invention relates to an active matrix liquid crystal display, and more particularly to an active matrix liquid crystal display wherein it is provided with a device for applying a gate pulse to transistors connected to picture elements (or pixels) consisting of liquid crystals.

Description of the Prior Art

15

The conventional active matrix liquid crystal display device displays a picture by controlling the light transmissivity of liquid crystal using an electric field. As shown in Fig. 1, such a liquid crystal display device includes a data driver 12 for driving signal lines SL1 to SLm at a liquid crystal panel 10, and a gate driver 14 for driving gate lines GL1 to GLn at a liquid crystal panel 10. In the liquid crystal panel 10, pixels 11 connected to signal lines SL and gate lines GL are arranged in an active matrix pattern. Each pixel 11 includes a liquid crystal cell Clc for responding to a data voltage signal DVS from the signal line SL to control a transmitted light quantity, and a thin film transistor (TFT) CMN for responding to a scanning signal SCS from the gate line GL to switch the data voltage signal DVS to be applied from the signal line SL to the liquid crystal cell Clc. As the gate lines GL1 to GLn are sequentially driven, the data

driver 12 applies the data voltage signal DVS to all the signal lines SL1 to SLm. The gate driver 14 allows the gate lines GL1 to GLn to be sequentially enabled for each horizontal synchronous interval by applying the scanning signal SCS to the gate lines GL1 to GLn sequentially. To this end, the liquid crystal display device includes a shift register 16 responding to a gate start pulse from a control line CL and a gate scanning clock GSC from a gate clock line GCL, and a level shifter 18 connected between the shift register 16 and the gate lines GL1 to GLn. The shift register 16 outputs the gate start pulse GSC from the control line CL to one of n output terminals QT1 to GTn and, at the same time, responds to the gate scanning clock GSC to shift the gate start pulse GSP from the first output terminal QT1 to the nth output terminal QTn sequentially. The level shifter 18 generates n scanning signals SCS by shifting voltage levels of the output signals of the shift register 16. To this end, the level shifter 18 consists of n inverters 19 that are connected between the n output terminals QT1 to QTn of the shift register 16 and the n gate lines GL respectively, and are fed with low and high level gate voltages Vgl and Vgh in a direct current shape from first and second voltage line FVL and SVL respectively. The inverters 19 selectively supply any one of the low and high level gate voltages Vgl and Vgh to the gate line GL in accordance with a logical state at the output terminal QT of the shift register 16. Accordingly, only one of the n scanning signals SCS has the high-level gate voltage Vgh. In this case, the TFT CMN receiving a scanning signal SCS having the high level gate voltage Vgh from the gate line GL is turned on and the liquid crystal cell Clc charges the data voltage signal DVS during an interval when the TFT CMN is turned on. The

voltage charged into the liquid crystal cell Clc in this manner drops when the TFT CMN is turned off and therefore becomes lower than the voltage of the data voltage signal DVS. Accordingly, a feed through voltage  $\Delta V_p$  corresponding  
5 to a difference voltage between the voltage charged in the liquid crystal cell and the data voltage signal DVS is generated. This feed through voltage  $\Delta V_p$  is caused by a parasitic capacitance existing between the gate terminal of the TFT CMN and the liquid crystal cell Clc and which  
10 changes a transmitted light quantity at the liquid crystal cell Clc periodically. As a result, a flicker and a residual image are generated in the picture displayed on the liquid crystal panel.

15 In order to suppress such a feed through voltage  $\Delta V_p$ , as shown in Fig. 1, support capacitors Cst are connected, in parallel, to the liquid crystal cells. The support capacitor Cst compensates for the liquid crystal cell voltage when the TFT CMN is turned off, thereby  
20 suppressing the feed through voltage  $\Delta V_p$  as expressed in the following formula:

$$\Delta V_p = \frac{(V_{on} - V_{off}) \cdot C_{gs}}{C_{lc} + C_{st} + C_{gs}} \quad \dots\dots\dots (1)$$

25 in which Von represents a voltage at the gate line GL upon turning-on of the TFT CMS; Voff represents the voltage at the gate line GL upon turning-off of the TFT CMS; and Cgs  
30 represents the capacitance value of a parasitic capacitor existing between the gate terminal of the TFT CMN and the liquid crystal cell. As seen from the formula (1), the feed through voltage  $\Delta V_p$  increases depending on a voltage

difference at the gate line GL upon turning-on and turning off of the TFT CMN. In order to suppress the feed through voltage  $\Delta V_p$  sufficiently, the capacitance value of the support capacitor CSt must be increased. This causes  
5 apertures of pixels to be increased, so that it is impossible to obtain a sufficient display contrast. As a result, it is difficult to suppress the feed through voltage  $\Delta V_p$  sufficiently by means of the support capacitor Cst.

10

As another alternative for suppressing the feed through voltage  $\Delta V_p$ , there has been suggested a liquid crystal display device adopting a scanning signal control system for allowing the falling edge of the scanning signal SCS  
15 to have a gentle slope. In the liquid crystal display device of scanning signal control system, the falling edge of the scanning signal SCS changes in the shape of a linear function as shown in Fig. 2A, an exponential function as shown in Fig. 2B, or a ramp function as shown  
20 in Fig. 2C. Examples of such a liquid crystal display device of scanning signal control system are disclosed in the Japanese Patent Laid-open Gazette Nos. 1994-110035 and 1997-258174 and the U.S. Patent No. 5,587,722. However, these liquid crystal display devices of scanning signal  
25 control system additionally require circuit modification of the gate driver or a new waveform modifying circuit to be positioned between the gate driver and each gate line at the liquid crystal panel.

30

For example, as shown in Fig. 3, the liquid crystal display device of the scanning signal control system disclosed in the Japanese Patent Laid-open Gazette No.

1994-110035 includes an integrator 22 connected between a scanning driver cell 20 and a gate line GL. The integrator 22 consists of a resistor R1 between the scanning driver cell 20 and the gate line GL, and a capacitor C1 connected  
5 between the gate line GL and the ground voltage line GVL. The integrator 22 integrates a scanning signal SCS to be applied from the gate driver cell 20 to the gate line GL, thereby changing the falling edge of the scanning signal SCS into the shape of an exponential function. A TFT CMN  
10 included in a pixel 11 is turned on until a voltage of the scanning signal SCS from the gate line GL drops less than its threshold voltage. Although electric charges charged in a liquid crystal cell Clc are pumped into the gate line GL, sufficient electric charges are charged into the  
15 liquid crystal cell Clc by a data voltage signal DVS passing through the TFT CMN from a signal line SL. Therefore, the voltage charged in the liquid crystal cell Clc does not drop. When a voltage of the scanning signal SCS on the gate line GL drops down under the threshold  
20 voltage of the TFT CMN, the voltage variation swing is less than the threshold voltage of the TFT CMN. Thus, an electric charge amount pumped from the liquid crystal cell Clc into the gate line GL becomes very small. As a result, the feed through voltage  $\Delta V_p$  can be suppressed  
25 sufficiently.

In the liquid crystal display device of the scanning signal control system as described above, the feed through voltage  $\Delta V_p$  is sufficiently suppressed to reduce  
30 flickering and residual images considerably but since a waveform modifying circuit such as an integrator for each gate line must be added, the circuit configuration thereof becomes very complex. Further, because the rising edge of

the scanning signal also changes slowly due to the waveform modifying circuit, the charge initiation time at the liquid crystal cell is delayed.

5 Meanwhile, the U.S. patent No. 5,587,722 discloses a shift register selectively receiving power supply voltages  $V_{DD}$  and  $V_{DD} \cdot R_1 / (R_1 + R_2)$ , as shown in Fig. 18. The shift register responds to the power supply voltages  $V_{DD}$  and  $V_{DD} \cdot R_1 / (R_1 + R_2)$  and generates a stepwise pulse. However,  
10 the shift register must be driven at a high voltage because the power supply voltage  $V_{DD}$  is equal to a high-level gate voltage to be applied to gate lines on the liquid crystal display panel. In the other word, inverters included in the shift register operate at about 25 V of  
15 the driving voltage. Due this end, the active matrix liquid crystal display device disclosed in U.S.A. patent No. 5,587,722 consumes a large amount of power.

#### SUMMARY OF THE INVENTION

20 Accordingly, it is an object of the present invention to provide a liquid crystal display apparatus and method that is adapted to eliminate flickering and residual images as well as to simplify the circuit configuration thereof.

25 In order to achieve this and other objects of the invention, a liquid crystal display apparatus according to one aspect of the present invention includes a plurality of pixels including switching transistors each having a  
30 gate electrode, a first electrode and second electrode connected to a pixel electrode; a plurality of data signal lines connected to the second electrode associated with

any one of the transistors; a plurality of gate signal lines connected to the gate electrode associated with any one of the transistors; and a gate driver connected to the plurality of gate signal lines, the gate driver receiving  
5 first and second voltages and outputting any one of the first and second voltages in such a manner to drive the gate signal lines sequentially, the first voltage changing prior to exciting of successive gate signal lines.

10 A method of driving a liquid crystal display apparatus according to another aspect of the present invention includes the steps of inputting a first voltage and a periodically changing second voltage; supplying the second voltage, via a switching device, to the gate line; and  
15 supplying the first voltage, via the switching device, to the gate line, the switching device being controlled by the shift register, wherein a minimum value of the second voltage is higher than a maximum value of the first voltage.

20

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects of the invention will be apparent from the following detailed description of the embodiments  
25 of the present invention with reference to the accompanying drawings, in which:

Fig. 1 is a schematic view showing the configuration of a conventional liquid crystal display device;

Figs. 2A to 2C are waveform diagrams of a scanning signal  
30 having the falling edge changed slowly;

Fig. 3 shows a conventional liquid crystal display device employing the scanning signal in Fig. 2B;

Fig. 4 is a schematic view showing the configuration of a

liquid crystal display device according to an embodiment of the present invention;

Fig. 5 is a schematic view showing the configuration of a liquid crystal display device according to another embodiment of the present invention;

Fig. 6 is output waveform diagrams of each part of the liquid crystal display device shown in Fig. 5;

Fig. 7 is a schematic view showing the configuration of a liquid crystal display device according to still another embodiment of the present invention;

Fig. 8 is waveform diagrams of a high-level gate voltage and a scanning signal;

Fig. 9 is a schematic view showing the configuration of a liquid crystal display device according to still another embodiment of the present invention; and

Fig. 10 is a schematic view showing the configuration of a liquid crystal display device according to still another embodiment of the present invention;

Fig. 11A is waveform diagrams of a scanning signal and a data voltage signal each developed on gate line and signal line of the liquid crystal display device disclosed in U.S.A. patent no. 5,587,722;

Fig. 11B is waveform diagrams of a scanning signal and a data voltage signal each developed on gate line and signal line of the liquid crystal display device according to the present invention;

Fig. 12 is a schematic view showing the configuration of a liquid crystal display device according to still another embodiment of the present invention;

Fig. 13 is output waveform diagrams of each part of the liquid crystal display device shown in Fig. 12;

Fig. 14 is a schematic view showing another embodiment of the voltage controller shown in Fig. 12;



Fig. 15 is an input and output waveform diagrams of the voltage controller shown in Fig. 14;

Fig. 16 shows a tab type of liquid crystal display device according to the present invention;

5 Fig. 17 shows a GOG type of liquid crystal display device according to the present invention; and

Fig. 18 is a schematic view showing the configuration of a conventional liquid crystal display device.

#### 10 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to Fig. 4, there is shown an active matrix liquid crystal display device according to an embodiment of the present invention that includes a data driver 32 for driving signal lines SL1 to SLM at a liquid crystal panel 30, and a gate driver 34 for driving gate lines GL1 to GLN at a liquid crystal panel 30. In the liquid crystal panel 30, pixels 31 connected to signal lines SL and gate lines GL are arranged in an active matrix pattern. Each pixel 31 includes a liquid crystal cell Clc for responding to a data voltage signal DVS from the signal line SL to control a transmitted light quantity, and a thin film transistor (TFT) CMN for responding to a scanning signal SCS from the gate line GL to switch the data voltage signal DVS to be applied from the signal line SL to the liquid crystal cell Clc. Also, Each pixel 31 has a support capacitor Cst connected, in parallel, to the liquid crystal cell Clc. This support capacitor Cst serve to buff a voltage charged in the liquid crystal cell Clc. As the gate lines GL1 to GLN are sequentially driven, the data driver 32 applies the data voltage signal DVS to all the signal lines SL1 to SLM. The gate driver 34 allows the gate lines GL1 to GLN to be sequentially enabled for each

horizontal synchronous interval by applying the scanning signal SCS to the gate lines GL1 to GLn sequentially. To this end, the liquid crystal display device includes a shift register 36 responding to a gate start pulse GSP from a control line CL and a gate scanning clock GSC from a gate clock line GCL, and a level shifter 38 connected between the shift register 36 and the gate lines GL1 to GLn. The shift register 36 outputs the gate start pulse GSC from the control line CL to any one of n output terminals QT1 to QTn and, at the same time, responds to the gate scanning clock GSC to shift the gate start pulse GSP from the first output terminal QT1 to the nth output terminal QTn sequentially. Also, the shift register 16 operates at an integrated circuit driving voltage VCC having 5 V corresponding to a logical voltage level. The level shifter 38 generates n scanning signals SCS by shifting voltage levels of the output signals of the shift register 36. To this end, the level shifter 38 includes n control switches 39 connected between the n output terminal QT1 to QTn of the shift register 16 and the n gate lines GL respectively to switch low and high level gate voltages Vgl and Vgh from first and second voltage lines FVL and SVL respectively. The control switch 39 selectively delivers any one of the low and high level gate voltages Vgl and Vgh to the gate line GL in accordance with a logical state at the output terminal QT of the shift register 16. Accordingly, only any one of the n scanning signals SCS has the high level gate voltage Vgh. In this case, the TFT CMN at the gate line GL supplied with the high level gate voltage Vgh is turned on and thus the liquid crystal cell Clc charges the data voltage signal DVS during an interval when the TFT CMN is turned on. Each control switch 39 may be replaced by a buffer in

which the low and high level gate voltages  $V_{gl}$  and  $V_{gh}$  is its operation voltage.

The active matrix liquid crystal display device according to an embodiment of the present invention further includes a low level gate voltage generator 40 connected to the first voltage line FVL, and a high level gate voltage generator 42. The low level gate voltage generator 40 generates a low level gate voltage  $V_{gl}$  maintaining a constant voltage level and supplies it to the  $n$  control switches 39 connected to the first voltage line FVL. The low level gate voltage  $V_{gl}$  generated at the low level voltage generator 40 may have a shape of alternating current signal such as a certain period of pulse signal.

The high level gate voltage generator 42 generates a high level gate voltage  $V_{gh}$  changing in a predetermined shape every period of horizontal synchronous signal such as an alternating current signal. The high level gate voltage  $V_{gh}$  has a falling edge changing gradually slowly. The falling edge of the high level gate voltage  $V_{gh}$  is changed into the shape of a linear function as shown in Fig. 2A, an exponential function as shown in Fig. 2B, or a ramp function as shown in Fig. 2C. In order to generate such a high level gate voltage  $V_{gh}$ , the high level gate voltage generator 42 includes a high level voltage generator 44 for generating a high level voltage, a voltage controller 46 connected between the high level voltage generator 44 and the second voltage line SVL, and a timing controller for controlling a level control time of the voltage controller 46. The high level voltage generator 44 supplies a high level voltage VDD in the shape of direct current maintaining a constant voltage level stably to the voltage controller 46. The voltage controller 46

periodically delivers the high level voltage VDD to the n control switches 39 connected to the second voltage line SVL and, at the same time, allows a voltage supplied to the second voltage line SVL to be lowered into any one of  
5 the function shapes as shown in Figs. 2A to 2C. In order to change the falling edge of the voltage signal at the second voltage line SVL slowly, the voltage controller 46 may make use of a parasitic resistor  $R_p$  and a parasitic capacitor  $C_p$  existing in the gate line GL of the liquid  
10 crystal panel 30. The timing controller 48 responds to a horizontal synchronous signal HS from a synchronization control signal HCL and a data clock DCLK from a data clock line DCL to determine a voltage switching time and a voltage control time of the voltage controller 46. To this  
15 end, the timing controller 48 may include a counter(not shown) that is initialized by the horizontal synchronous signal HS and counts the data clock DCLK, and a logical combiner(not shown) for logically combining output signals of the counter to control the voltage controller 46.

20 As described above, since the high level gate voltage  $V_{gh}$  at the second voltage line SVL has a falling edge changing into the alternating current shape and decreasing slowly, the falling edge of the scanning signal SCS applied to the  
25 gate line GL of the liquid crystal panel 30 changes slowly. The TFT CMN included in the pixel 31 is turned on until a voltage of the scanning signal SCS from the gate line GL drops less than its threshold voltage. At this time, Although electric charges charged in a liquid crystal cell  
30 Clc are pumped into the gate line GL, sufficient electric charges are charged into the liquid crystal cell Clc by a data voltage signal DVS passing through the TFT CMN from a signal line SL. Accordingly, the voltage charged in the

liquid crystal cell Clc does not drop. Then, since a voltage variation amount on the gate line GL is a threshold voltage of the TFT CMN in maximum when the voltage of the scanning signal SCS on the gate line GL drops down under the threshold voltage of the TFT CMN, a electric charge amount pumped from the liquid crystal cell Clc into the gate line GL becomes very small. As a result, a feed through voltage  $\Delta V_p$  can be suppressed sufficiently.

Referring now to Fig. 5, there is shown an active matrix liquid crystal display device according to another embodiment of the present invention. In the active matrix liquid crystal display device, a voltage controller 46 makes use of a parasitic resistor  $R_p$  and a parasitic capacitor  $C_p$  at a gate line GL to change the falling edge of a high level gate voltage  $V_{gh}$  and the falling edge of a scanning signal SCS into an exponential function shape. A liquid crystal panel 30 includes a pixel 31 connected to a signal line SL and the gate line GL. The pixel 31 includes a liquid crystal cell Clc for responding to a data voltage signal DVS from the signal line SL to control a transmitted light quantity, and a TFT CMN for responding to a scanning signal SCS from the gate line GL to switch the data voltage signal DVS to be applied from the signal line SL to the liquid crystal cell Clc. Also, the pixel 31 has a support capacitor Cst connected, in parallel, to the liquid crystal cell Clc. A gate driver 34 includes a shift register cell 36A responding to a gate start pulse GSP from a control line CL and a gate scanning clock GSC from a gate clock line GCL, and a control switch 39 connected between the shift register cell 36A and the gate line GL. The shift register cell 36A outputs the gate start pulse GSP as shown in Fig. 6 at

the rising edge of the gate scanning clock GSC as shown in Fig. 6 to an output terminal QT. The control switch 39 selectively delivers any one of the low and high level gate voltages  $V_{gl}$  and  $V_{gh}$  to the gate line GL in accordance with a logical state at the output terminal QT of the shift register cell 36A. Accordingly, a scanning signal SCS having the low level gate voltage  $V_{gl}$  or the high level gate voltage  $V_{gh}$  emerges at the gate line GL. More specifically, the control switch 39 allows the high level gate voltage  $V_{gh}$  to be supplied to the gate line GL when an output signal of the shift register cell 36A has a high logic; while it allows the low level gate voltage  $V_{gl}$  to be supplied to the gate line GL when an output signal of the shift register cell 36A has a low logic. A signal "SCSn" in Fig. 6 represents a waveform of a scanning signal applied to the next gate line.

The active matrix liquid crystal display device according to another embodiment of the present invention further includes a low level gate voltage generator 40 connected to the first voltage line FVL, and a high level gate voltage generator 42. The low level gate voltage generator 40 generates a low level gate voltage  $V_{gl}$  maintaining a constant voltage level and supplies it to the  $n$  control switches 39 connected to the first voltage line FVL. The high level gate voltage generator 42 generates a high level gate voltage  $V_{gh}$  changing periodically as shown in Fig. 6. The falling edge of the high level gate voltage  $V_{gh}$  drops slowly in an exponential function shape. In order to generate such a high level gate voltage  $V_{gh}$ , the high level gate voltage generator 42 includes a high level voltage generator 44 for generating a high level voltage, and a voltage controller 46 connected between the high

level voltage generator 44 and the second voltage line SVL. The high level voltage generator 44 supplies a high level voltage VDD in the shape of direct current maintaining a constant voltage level stably to the voltage controller 46. The voltage controller 46 alternately couples the second voltage line SVL with the high level voltage generator 44 and the ground voltage line GVL, thereby generating the high level gate voltage Vgh as shown in Fig. 6 at the second voltage line SVL. To this end, the voltage controller 46 includes a two-contact control switch 50 for responding to a gate scanning clock GSC. The two-contact control switch 50 connects the second voltage line SVL to the high level voltage generator 44 at a high logic region of the gate scanning clock GSC, so that a high level voltage VDD emerges at the second voltage line SVL and the gate line GL. When the gate scanning clock GSC transits from a high logic into a low logic, the two-contact control switch 50 connects the second voltage line SVL to a ground voltage line GVL, thereby dropping a voltage at the second voltage line SVL and the gate line GL from the high level VDD in the exponential function shape. At this time, the voltage at the second voltage line SVL and the gate line GL is discharged into the ground voltage line in accordance with a time constant of the parasitic resistor Rp and the parasitic capacitor Cp, thereby slowly changing the falling edges of the high level gate voltage Vgh and the scanning signal SCS in an exponential function shape as shown in Fig. 6. Accordingly, the TFT CMN included in the pixel 31 is turned on until a voltage of the scanning signal SCS from the gate line GL drops less than its threshold voltage. At this time, although electric charges charged in a liquid crystal cell Clc are pumped into the gate line GL, sufficient electric charges are charged into

the liquid crystal cell Clc by a data voltage signal DVS passing through the TFT CMN from a signal line SL. Accordingly, the voltage charged in the liquid crystal cell Clc does not drop. Then, since a voltage variation amount in the gate line GL is the threshold voltage of the TFT CMN in maximum when a voltage of the scanning signal SCS at the gate line GL drops down under the threshold voltage of the TFT CMN, a electric charge amount pumped from the liquid crystal cell Clc into the gate line GL becomes very small. As a result, a feed through voltage  $\Delta V_p$  can be suppressed sufficiently. Furthermore, flickering and residual images does not appear at a picture displayed with the pixel 31.

Referring to Fig. 7, there is shown an active matrix liquid crystal display device according to still another embodiment of the present invention. The active matrix liquid crystal display device of Fig. 7 has the same circuit configuration similar as that of Fig. 5 except that a voltage controller 46 further includes a parallel connection of a resistor R1 and a capacitor C1 between the two-contact control switch 50 and the ground voltage line GVL. The resistor R1 and the capacitor C1 increases a time constant when a voltage at a second voltage line SVL and a gate line GL is discharged into the ground voltage line GVL. Accordingly, the falling edge of a high level gate voltage Vgh at the second voltage line SVL has a slower slope than the rising edge thereof as shown in Fig. 8. Only any one of the resistor R1 and the capacitor C1 may be used as needed. The falling edges of the high level gate voltage Vgh and the scanning signal SCS are controlled more slowly than the rising edges thereof as described above, so that the liquid crystal display device



can suppress a feed through voltage  $\Delta V_p$  sufficiently and have a rapid response speed.

Referring now to Fig. 9, there is shown an active matrix liquid crystal display device according to still another embodiment of the present invention. The active matrix liquid crystal display device of Fig. 9 has the same circuit configuration similar as that of Fig. 5 except that a voltage controller 46 further includes a one-  
10 contact control switch 52 connected between the high level voltage generator 44 and the second voltage line SVL instead of the two-contact control switch 50, and a TFT MN connected between the second voltage line SVL and the ground voltage line GVL. The one-contact control switch 52  
15 and the TFT MN is complementarily turned on in accordance with a logical state of a gate scanning clock GSC. More specifically, the one-contact control switch 52 is turned on during an interval when the gate scanning clock GSC remains at a high logic; while the TFT MN is turned on  
20 during an interval when the gate scanning clock GSC remains at a low logic. The TFT MN provides a discharge path with the second voltage line SVL and the gate line GL with the aid of the gate scanning clock GSC, thereby changing the falling edges of the high level gate voltage  
25  $V_{gh}$  and the scanning signal SCS into an exponential function shape. Also, the TFT MN increases a time constant with the aid of a resistor component and a capacitor component occurring upon its turning-on when voltages at a second voltage line SVL and a gate line GL are discharged  
30 into the ground voltage line GVL. Accordingly, the falling edge of the high level gate voltage  $V_{gh}$  at the second voltage line SVL has a slower slope than the rising edge thereof as shown in Fig. 8. Also, the falling edge of the

scanning signal SCS at the gate line GL changes more slowly than the rising thereof as shown in Fig. 8. The falling edges of the high level gate voltage V<sub>gh</sub> and the scanning signal SCS are controlled more slowly than the rising edges thereof as described above, so that the liquid crystal display device can suppress a feed through voltage  $\Delta V_p$  sufficiently and have a rapid response speed. The TFT MN has a suitable channel width in such a manner that a resistance value of the resistor component and a capacitance value of the capacitor component are set appropriately. Furthermore, a resistor and/or a capacitor for slightly increasing a time constant may be added between the TFT MN and the ground voltage line GVL.

Referring to Fig. 10, there is shown an active matrix liquid crystal display device according to still another embodiment of the present invention. The active matrix liquid crystal display device of Fig. 10 has the same circuit configuration similar as that of Fig. 9 except that a resistor R<sub>2</sub>, instead of the TFT MN, is connected between the second voltage line SVL and the ground voltage line GVL. When a one-contact control switch 52 is turned on with the aid of a high logic of a gate scanning clock GSC, the resistor R<sub>2</sub> prevents a leakage of a voltage to be charged in the second voltage line SVL and a gate line GL. Otherwise, when the one-contact control switch 52 is turned off, the resistor R<sub>2</sub> lengthens a time when voltages at the second voltage line SVL and the gate line GL are discharged into the ground voltage line GVL, thereby slowly changing the falling edges of a high level gate voltage V<sub>gh</sub> and a scanning signal SCS into an exponential function shape. In other words, the resistor R<sub>2</sub> increases a time constant of the second voltage line SVL and the

gate line GL when the one-contact control switch 52 is turned on. Accordingly, the falling edge of the high level gate voltage V<sub>gh</sub> at the second voltage line SVL has a slower slope than the rising edge thereof as shown in Fig. 8. Also, the falling edge of the scanning signal SCS at the gate line GL changes more slowly than the rising thereof as shown in Fig. 8. The falling edges of the high level gate voltage V<sub>gh</sub> and the scanning signal SCS are controlled more slowly than the rising edges thereof as described above, so that the liquid crystal display device can suppress a feed through voltage  $\Delta V_p$  sufficiently and have a rapid response speed.

Moreover, in the active matrix liquid crystal display device according to the embodiments of the present invention as shown in Fig. 5, Fig. 7, Fig. 9 and Fig. 10, the switching operation of the voltage controller 46 is controlled, so that the timing controller 48 in Fig. 4 can be eliminated. As a result, the circuit configuration of the liquid crystal display device according to the embodiments shown in Fig. 5, Fig. 7, Fig. 9 and Fig. 10 can be still more simplified. Further, in the active matrix liquid crystal display device according to the embodiments of the present invention, a duty cycle of the gate scanning clock has been expressed as 50%, but it may be controlled suitably in a range in which a voltage can be sufficiently charged in the liquid crystal cell.

Fig. 11A shows a scanning signal SCS and a data voltage signal DVS each developed on gate line GL and signal line SL of the active matrix liquid crystal display device disclosed in USA patent no. 5,587,722. Fig. 11B shows a scanning signal SCS and a data voltage signal DVS each

developed on gate line GL and signal line SL of the active matrix liquid crystal display device according to the present invention. In Fig. 11A, the scanning signal SCS is vary larger than that of the data voltage signal DVS in the voltage level at its falling edge. While, the voltage level of the scanning signal SCS shown in Fig. 11B approaches to the voltage level of the data voltage signal DVS at the falling edge of the scanning signal SCS. Therefore, in the active matrix liquid crystal display device according to the present invention, the feed through voltage  $\Delta V_p$  can be suppressed and the response speed is enhanced.

Fig. 12 illustrates an active matrix liquid crystal display device according to an another embodiment of the present invention. The active matrix liquid crystal display device of Fig. 12 includes a low level gate voltage generator 40 and a high level gate voltage generator 42 each connected with a first voltage line FVL and a second voltage line SVL. The low level gate voltage generator 40 applies a low level gate voltage  $V_{gl}$  maintaining a constant voltage level to a controlled switch 39 connected to the first voltage line FVL. The high level gate voltage generator 42 generates a pulse shape of a high level gate voltage  $V_{gh}$  which a first high level voltage is alternated with a second high level voltages, as shown Fig. 13. In order to generate the high level gate voltage  $V_{gh}$ , the high level gate voltage generator 42 is composed of a high level voltage generator 54 for generating the first and second high level voltages VDD1 and VDD2 and a voltage controller 56 connected between the high level voltage generator 56 and the second voltage line SVL. The first high level voltage VDD1

generated in the high level voltage generator 54 maintains stably a constant voltage level, and the second high level voltage VDD2 has a constant voltage level between the first high level voltage and the low level gate voltage.

5 The first and second high level voltages VDD1 and VDD2 are applied to the voltage controller 56. The voltage controller 56 supplies alternatively the first and second high level voltages to the second voltage line SVL such that the high level gate voltage Vgh as shown in Fig. 13

10 is developed on the second voltage line SVL. The voltage controller 56 includes a second controlled switch 58 responding to a gate scanning clock GSC. During the high logic period of the gate scanning clock GSC, the second controlled switch 58 supplies the first high level voltage

15 VDD1 to the second voltage line SVL, thereby appearing the first high level voltage Vgh on the second voltage line SVL. In the other hand, the second controlled switch 58 applies the second high level voltage VDD2 to the second voltage line SVL to develop the second high level voltage

20 VDD2 on the second voltage line SVL, at the low logic period of the gate scanning clock GSC. As a result, the high level gate voltage Vgh has sequentially the first and second high level voltages VDD1 and VDD2 every the period of the gate scanning clock GSC.

25

In the active matrix liquid crystal display device of Fig. 12, there is included a gate driver 34 for driving gate lines GL on the liquid crystal panel 30. The liquid crystal panel 30 has pixels 31 each connected with the

30 signal line SL and the gate line. Each of the pixels 31 consists of a liquid crystal cell Clc for controlling a amount of lights passed through its own responding to the data voltage signal DVS from the signal line SL, and a TFT

for responding to the scanning signal SCS to switch the data voltage signal DVS to be supplied to the liquid crystal cell Clc. In the pixel, a additional capacitor Cst is also connected with the liquid crystal cells Clc in the parallel. The gate driver 34 is composed of a shift register cell 36A for responding to a gate start pulse GSP from a control line CL and the gate scanning clock GSC from the gate clock line GCL, and the first controlled switch 39 connected between the shift register cell 36A and the gate line GL1. The shift register cell 36A outputs the gate start pulse GSP to its output terminal QT at the raising edge of the gate scanning clock GSC. Then, in the gate line GL1, there is developed a scanning signal SCS having the low level gate voltage Vgl or the high level gate voltage Vgh. In detail, the first controlled switch 39 applies sequentially the first and second high level voltages VDD1 and VDD2 during the high logic period of the output signal from the shift register cell 39A, while applies the low level gate voltage Vgl to the gate line GL1 when the output signal of the shift register cell 36A go to the low logic. As a result, the scanning signal as shown in Fig. 13, varied in a stepwise shape, is generated on the gate line GL1. A SCSn shows a wave form of a scanning signal to be applied to a next gate line.

since the scanning signal SCS is varied in stepwise, the TFT CMN is turned off when the voltage of the scanning signal from the gate line GL1 drops into a voltage level lower than its threshold voltage. Then, although the charges in the liquid crystal cell Clc included in the pixel 31 is pumped toward the gate line GL1, the fully charges are charged in the liquid crystal cell Clc by the data voltage signal DVS from the signal line SL through

the TFT CMN. Therefore, a voltage charged in the liquid crystal cell Clc doesn't drop down. In the case the high level gate voltage Vgh drops down the threshold voltage of the TFT CMN, it is small the charges pumped from the liquid crystal cell to the gate line GL1 because a maximum value of a voltage variation on the gate line GL1 becomes the threshold voltage of the TFT CMN. As a result, the feed through voltage  $\Delta V_p$  is fully suppressed, furthermore a flicker and residual image doesn't appear on a picture point displayed by the pixel 31.

In Fig. 12, the parasitic resistor Rp and the parasitic capacitor Cp as shown in Fig. 4, existed on the gate line GL1, affects to the high level gate voltage Vgh. With this view, the parasitic resistor Rp and the parasitic capacitor Cp had been eliminated from Fig. 12.

Fig. 14 illustrates another embodiment of the voltage controller 56 as shown in Fig. 12. The voltage controller 56 of Fig. 14 includes a comparator 60 for receiving the gate scanning clock GSC to its invert terminal "-" through a resistor R3, and first and second transistors Q1 and Q2 for responding complementarily to the output signal of the comparator 60. The comparator 60 compares a reference voltage Vref from a variable resistor VR with the gate scanning clock GSC as shown in Fig. 15, and generates a comparison signal having a logic state according to a comparison resultant. In detail, the comparator 60 applies a low logic of the comparison signal to the base terminals of the first and second transistors Q1 and Q2 in case that the reference voltage Vref is higher than the gate scanning clock GSC. On the other hand, if the reference signal is lower than the gate scanning clock GSC, the

comparator 60 supplies a high logic of the comparison signal to the base terminals of the first and second transistors Q1 and Q2. Then, the reference voltage Vref from the variable resistor VR divides a voltage difference  
5 between the first or second high level voltage VDD1 or VDD2 and a ground voltage GND, and applies the divided voltage to the non-invert terminal "+" of the comparator 60 as the reference voltage Vref. The first transistor Q1 applies the first high level voltage VDD1 from the high  
10 level voltage generator 54 of Fig. 12 to the second voltage line SVL, during the high logic period of the comparison signal from the comparator 60, while the second transistor Q2 supplies the second high level voltage VDD2 from the high level voltage generator 54 to the second  
15 voltage line SVL in the low logic interval of the comparison signal from the comparator 60. Therefore, on the second voltage line SVL, it is developed the high level gate voltage signal Vgh varying in the complementary with the gate scanning clock GSC. The high level gate voltage Vgh has alternatively the first and second high level voltages VDD1 and VDD2 in response with the gate scanning clock GSC. Also, the high level gate voltage Vgh is used to a liquid crystal display device which the shift register cell 36A is responds to the falling edge of the  
20 gate scanning clock GSC. Furthermore, the high level gate voltage Vgh has an equal shape with the gate scanning clock GSC in case that these are changed the first and second transistors Q1' and Q2 or the reference voltage and the gate scanning clock GSC to be each applied to the  
25 invert and non-invert terminals "-" and "+" of the comparator 60. Meanwhile, a resistor R4, connected between the second voltage line SVL and the invert terminal "-" of the comparator 60, feeds back a voltage on the second  
30



voltage line SVL to the invert terminal "-" of the comparator 60, such that the high level gate voltage Vgh responds rapidly to the gate scanning clock GSC.

5 Fig. 16 shows a tab type of liquid crystal display device according to the present invention. In the tab type of the liquid crystal display device shown in Fig. 16, a liquid crystal panel is provided with a liquid crystal layer 30C sealed between an upper glass substrate 30A and a lower glass substrate 30B. The liquid crystal panel 30 is connected with a PCB (Printed Circuit Board) module 66 by a FPC (Flexible Printed Circuit) film 62. The PCB module 66 has a control circuit 68, a low level gate voltage generator 40 and a high level gate voltage generator 42.

10 The FPC film 62 has one end connected with the pad area of the lower glass substrate 30B, and another end coupled with the edge of the under surface of the PCB module. In the intermediate portion of the FPC film, data drivers 32 and/or gate drivers 34 are installed. The data drivers 32 and/or the gate drivers 34 are connected with the liquid crystal panel 30 and the PCB module 64 by the FPC film 62.

15 The FPC film 62 has a first conductive layer pattern 63A connecting the liquid crystal panel 30 with the data drivers 32 and/or the gate drivers 34, and a second conductive layer pattern 63B coupling electrically the data drivers 32 and/or the gate drivers 34 and the PCB module 64. The first and second conductive layer patterns 63A and 63B are each surrounded with first and second protective films 65A and 65B in such a manner that both

20 ends of the first and second conductive layer patterns 63A and 63B are exposed to.

25

30

Fig. 17 shows a COG (Chips On Glass) type of liquid

crystal display device according to the present invention. In the COG type of the liquid crystal display device shown in Fig. 16, a liquid crystal panel is provided with a liquid crystal layer 30C sealed between an upper glass substrate 30A and a lower glass substrate 30B. The liquid crystal panel 30 is connected with a PCB module 66 by a FPC (Flexible Printed Circuit) film 62. The PCB module 66 has a control circuit 68, a low level gate voltage generator 40 and a high level gate voltage generator 42 loaded thereon. Data drivers 32 and/or gate drivers 34 are mounted on the pad area of the lower glass substrate 30B. The data drivers 32 and/or the gate drivers 34 are connected with the PCB module 64 by the FPC film 62. The FPC film 62 connects the PCB module 64 with the liquid crystal panel 30 loading with the data drivers 32 and/or the gate drivers 34 thereon. The FPC film 62 has one end connected with the pad area of the lower glass substrate 30B, and another end coupled with the edge of the under surface of the PCB module. The FPC film 62 has a conductive layer pattern 63 connecting electrically the liquid crystal panel 30 with the PCB module 64. The conductive layer pattern 63 is surrounded with a protective film 65 in such a manner that both ends of the conductive layer pattern 63 are exposed to.

As described above, in the active matrix liquid crystal display device according to the present invention, a high level gate voltage is supplied to the level shifter of the gate driver in the alternating current shape, thereby changing the falling edge of the scanning signal into any one of the linear, exponential or ramp function shape. Accordingly, the active matrix liquid crystal display device according to the present invention is capable of

suppressing the feed through voltage  $\Delta V_p$  sufficiently as well as preventing an occurrence of flickering and residual images. Furthermore, the active matrix liquid crystal display device according to the present invention  
5 has a very simplified circuit configuration.

Moreover, in the active matrix liquid crystal display device according to the present invention, the falling edge of the high level gate voltage has a slower slope  
10 than the rising edge thereof, thereby changing the falling edge of the scanning signal to be applied to the gate line more slowly than the rising edge thereof. Accordingly, the active matrix liquid crystal display device according to the present invention is capable of preventing an  
15 occurrence of a flicker and a residual image as well as providing a rapid response speed.

Although the present invention has been explained by the embodiments shown in the drawing hereinbefore, it should  
20 be understood to the ordinary skilled person in the art that the invention is not limited to the embodiments, but rather than that various changes or modifications thereof are possible without departing from the spirit of the invention. Accordingly, the scope of the invention shall  
25 be determined only by the appended claims and their equivalents.